![Electromigration Modeling at Circuit Layout Level](https://d3k2uuz9r025mk.cloudfront.net/media/image/ac/72/a7/9789814451208_600x600.jpg)
Electromigration Modeling at Circuit Layout Level
Kurzinformation
![Natural](https://shop.studibuch.de/media/image/c4/23/50/Buch-Vorteil.png)
![Coins](https://shop.studibuch.de/media/image/74/b1/94/Lieferung-Vorteil.png)
![Check](https://shop.studibuch.de/media/image/a1/0b/2c/Muenzen-Vorteil.png)
inkl. MwSt. Versandinformationen
Artikel zZt. nicht lieferbar
Artikel zZt. nicht lieferbar
![Zahlungsarten](/media/image/d6/9c/c0/Payments.png)
Beschreibung
Integrated circuit (IC) reliability is of increasing concern in present-day IC technology where the interconnect failures significantly increases the failure rate for ICs with decreasing interconnect dimension and increasing number of interconnect levels. Electromigration (EM) of interconnects has now become the dominant failure mechanism that determines the circuit reliability. This brief addresses the readers to the necessity of 3D real circuit modelling in order to evaluate the EM of interconnect system in ICs, and how they can create such models for their own applications. A 3-dimensional (3D) electro-thermo-structural model as opposed to the conventional current density based 2-dimensional (2D) models is presented at circuit-layout level. von Tan, Cher Ming und He, Feifei
Produktdetails
![](https://stb-media.cstatic.io/media/image/b1/82/59/handgeprueftSiegel.png)
So garantieren wir Dir zu jeder Zeit Premiumqualität.
Über den Autor
- Hardcover
- 624 Seiten
- Erschienen 2020
- John Wiley & Sons Inc
- Hardcover
- 370 Seiten
- Erschienen 2014
- John Wiley & Sons
- Hardcover
- 272 Seiten
- Erschienen 2006
- Beuth Verlag
- Hardcover -
- Expert-Verlag GmbH