
High-Performance Computing on the Intel® Xeon Phi¿
Kurzinformation



inkl. MwSt. Versandinformationen
Artikel zZt. nicht lieferbar
Artikel zZt. nicht lieferbar

Beschreibung
The aim of this book is to explain to high-performance computing (HPC) developers how to utilize the Intel® Xeon Phi¿ series products efficiently. To that end, it introduces some computing grammar, programming technology and optimization methods for using many-integrated-core (MIC) platforms and also offers tips and tricks for actual use, based on the authors¿ first-hand optimization experience. The material is organized in three sections. The first section, ¿Basics of MIC¿, introduces the fundamentals of MIC architecture and programming, including the specific Intel MIC programming environment. Next, the section on ¿Performance Optimization¿ explains general MIC optimization techniques, which are then illustrated step-by-step using the classical parallel programming example of matrix multiplication. Finally, ¿Project development¿ presents a set of practical and experience-driven methods for using parallel computing in application projects, including how to determine if a serial or parallel CPU program is suitable for MIC and how to transplant a program onto MIC. This book appeals to two main audiences: First, software developers for HPC applications ¿ it will enable them to fully exploit the MIC architecture and thus achieve the extreme performance usually required in biological genetics, medical imaging, aerospace, meteorology and other areas of HPC. Second, students and researchers engaged in parallel and high-performance computing ¿ it will guide them on how to push the limits of system performance for HPC applications. von Wang, Endong und Zhang, Qing und Shen, Bo und Wang, Yajuan und Lu, Xiaowei und Wu, Qing und Zhang, Guangyong
Produktdetails

So garantieren wir Dir zu jeder Zeit Premiumqualität.
Über den Autor
Endong Wang is the Director of the State Key Laboratory of High-Efficiency Server and Storage Technology at the Inspur-Intel China Parallel Computing Joint Lab and Senior Vice President of the Inspur Group Co., Ltd. Qing Zhang is the lead engineer of the Inspur-Intel China Parallel Computing Joint Lab and with his team he was among the first to work with the development environment of the Intel® Xeon processor and Intel® Xeon Phi¿ coprocessor. Together they have several years of experience in HPC programming.
- Hardcover
- 240 Seiten
- Erschienen 2019
- ISTE Ltd and John Wiley & S...
- hardcover
- 852 Seiten
- Erschienen 1991
- Morgan Kaufmann Publishers In
- hardcover
- 587 Seiten
- Erschienen 1996
- Vieweg+Teubner Verlag
- paperback
- 136 Seiten
- Erschienen 2013
- Packt Pub Ltd
- hardcover
- 1056 Seiten
- Erschienen 1998
- Morgan Kaufmann
- Kartoniert
- 1174 Seiten
- Erschienen 2006
- Springer
- hardcover
- 414 Seiten
- Erschienen 1987
- McGraw-Hill Inc.,US
- Hardcover -
- Erschienen 1997
- Springer
- Gebunden
- 1256 Seiten
- Erschienen 2007
- Cambridge University Press
- paperback
- 1596 Seiten
- Erschienen 1992
- Prentice Hall Ptr